iraklis.kremastiotis@cern.ch
• Circuits placed in deep P-well, separated from collecting electrode • Process modification: additional n-implant inserted to achieve full depletion
• The CLIC Tracker Detector (CLICTD) prototype chip, targeted at the CLIC silicon tracker, is currently in the final design stage
• Full chip verification is performed using the Universal Verification Methodology (UVM)
• Chip characterisation to follow:
• Electrical test pulse injection • I 2 C interface used for slow control and matrix programming • Data are shifted out of the chip using a serial readout at 40 MHz
• Compression algorithm can be enabled
• 22 bits shifted out for channels that detected a hit
• 1 bit shifted out for channels that did not detect a hit
• Readout time < 100 μs (for CLICTD matrix size, using compression, 3% occupancy)
• Testability 
